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I. INTRODUCTION
A/D converters form an integral part of several control and monitoring systems used in nuclear and space applications. A study and comparison of the performance of various A/D converters in a radiation environment, therefore, assumes considerable importance.
Requirements of fast response, high precision and low power consumption have led to the development of several architectures of A/D converters such as the flash, subranging, successive approximation and the sigma-delta type [1] . Several researchers, over the years, have studied and reported the effects of gamma radiation on A/D converters [2] - [6] . Total Ionizing Dose (TID) effects on Successive Approximation A/D Converters (SAADC) with different architectures and varying resolutions have been studied [2] - [5] . Different architectures of SAADC (e.g., switched capacitor type, self calibrating type etc.) exhibit varying radiation tolerance, with the A/D converters having self calibrating circuitry failing at as low as krad [3] - [5] . In SAADCs, the functional and parametric failures are known to occur at a higher total dose value at lower dose rates as compared to those at high dose rates [3] , [4] . Kalashnikov et al., [6] have determined the failure threshold ( rad) of dual slope Integrating A/D Converters (IADC) under gamma radiation. The failure mechanisms in these converters exhibit significant dependence on dose rate.
Gamma radiation performance comparisons have also been reported for various manufacturing technologies (e.g., Bipolar, CMOS, BiCMOS etc.) [2] - [5] . Bipolar A/D converters are more tolerant to the cumulative radiation dose and their response is strongly dependent on bias conditions [2] . BiCMOS A/D converters, on the other hand, are highly sensitive to gamma radiation, failing parametrically at -krad and functionally at -krad. Higher operating voltages in these converters have led to the use of thicker gate oxides resulting in an increase of positive oxide trapped charge causing failure in these devices [3] . The low power CMOS A/D converters are found to be sensitive to dose rate effects. Hybrid converters, which involve all the technologies discussed above, show radiation sensitivity similar to those of CMOS converters [5] .
Some authors have highlighted the specific parameters of A/D converters and their failure mechanisms vis-à-vis their fabrication technology, which get affected the most on exposure to ionizing radiation. For bipolar SAADCs, Integral Non-Linearity (INL) is the most sensitive parameter under irradiation. This is either due to the gain degradation in the bipolar transistors or leakage currents in the switches of the internal D/A converter [2] . Tri-state leakage current is the least radiation tolerant in case of BiCMOS SAADCs. The presence of oxide traps in the output transistors of these converters reduces the tolerance to ionizing radiation. These type of ADCs also experience significant nonlinearity errors as a result of degradation in the internal reference voltages. For CMOS high resolution converters, supply current failure and linearity errors as well as the dynamic response are of concern in a radiation environment. Precision reference voltage deterioration, due to the large offset voltages in the internal buffer amplifiers of the SAADCs, causes an increase in nonlinearity and degrades the dynamic response of these devices [2] , [3] . For the CMOS integrating converters, the gain error is highly sensitive to gamma radiation. Conversion time susceptibility, method of clocking and the mode of operation are some of the other factors which prominently affect the radiation performance of all types of A/D converters [2] - [4] .
Over the years, several testing techniques for evaluating the A/D converters have been devised [1] , [7] - [13] . These testing procedures include measurement of the static as well as dynamic properties of the A/D converters [1] . The method and complexity of testing are a function of the parameters to be measured. For example, use of a ramp linearity setup [7] , [8] or a servo loop technique [12] is required for linearity testing while for the measurement of dynamic parameters, advanced processors such as DSPs, are required [1] , [9] , [10] .
Radiation testing of A/D converters over the complete range of input voltage has shown that most of the linearity errors occur near the major transition codes. It has also been reported that radiation failure mechanism is independent of the testing mode [4] . Therefore, dc parameter measurements along with static linearity measurements during major code transitions are sufficient to evaluate the performance of A/D converters under gamma radiation.
To the best of authors' knowledge, no significant attempt has been made to organize a comprehensive summary of radiation effects on different types of A/D converters (flash, SAADC etc.) to characterize and differentiate their performance. This paper presents a comparative study of gamma radiation effects on a wide range of A/D converters, with varying supporting features. An attempt has been made to nullify the effect of the device technology on radiation performance, by selecting only CMOS devices for this study. The converters were kept 'biased' during irradiation experiments, with no active conversion taking place.
II. DEVICE DESCRIPTION AND ARCHITECTURE
Four major categories of A/D converters are considered for this study. These include the flash type, the successive approximation type, the integrating type and the sigma delta type A/D converters. These are by far the most widely used A/D converters. A brief description of their architecture and working principle is presented in this section.
A. Flash Type A/D Converters (FADC)
Flash converters perform an N-bit conversion by comparing the input signal with quantization levels and by decoding the generated thermometer code to yield the corresponding digital code. The quantization levels are achieved through a resistive network and the comparison is performed by an array of comparators [14] , [15] . A typical flash type, subranging architecture is shown in Fig. 1 .
Two flash converters having different subranging architectures are considered for this work. These are TLC0820 from Texas Instruments and ADC1061 from National Semiconductors. TLC 0820, an 8-bit subranging, flash A/D converter is a LinCMOS architecture consisting of two 4-bit flash converters and a 4-bit digital to analog converter. The ADC1061 is a 10-bit CMOS, flash converter which employs a modified half-flash technique requiring only twenty two comparators as against thirty two needed for a subranging converter of identical resolution. Both the converters are used to interface unipolar analog input and operate on V supply.
B. Successive Approximation A/D Converters (SAADC)
Here, the conversion process is achieved by comparison of each quantization level with the input voltage to identify the most accurate quantization level corresponding to the input signal. The building blocks of this converter are shown in Fig. 2 . The data format for SAADC can be either parallel (e.g., ADC0808, ADS574) or serial, with the former providing faster A/D conversion.
In this study, two serial type SAADCs employing different architectures have been considered. These are the 8-bit, TLC 0831 and the 10-bit, TLC 1549-both from Texas Instruments. They both accept unipolar analog inputs in the range 0-5 V. TLC0831 employs the traditional SAR logic which includes an internal D/A converter, while TLC 1549 includes an array of weighted capacitors and the D/A logic is implemented using a switched capacitor technique [15] , [16] . Both A/D converters need an external reference supply and operate on a single V supply.
C. Integrating Type A/D Converters (IADC)
Integrating type A/D converters perform conversion indirectly by converting the input voltage as a linear function of time and then quantizing this time to yield the corresponding digital code. The conversion process has three phases: (a) Auto-zero phase (b) Integrate phase and (c) De-integrate phase. The building blocks of an IADC are shown in Fig. 3 . The auto-zero phase is a special feature which nullifies the offsets in the integrator and the comparator.
For this study, IC7107 an integrating type, digit A/D converter from Intersil was selected. The important components in its architecture are the internal clock, seven segment drivers, seven segment decoders, a comparator, an integrator and a reference. It has a bipolar V operation and provides direct output display for reference voltages of 200 mV and 2 V. 
D. Sigma-Delta A/D Converters ( -ADC)
These converters are capable of achieving very high resolutions but have low conversion speeds. The conversion is achieved by over-sampling the modulator (a 1-bit A/D converter) at times the programmed data rate, where is the over-sampling ratio, averaging through a digital filter and then using a decimator to reduce the high frequency data from the modulator to the programmed data rate. The basic block diagram of a -converter is shown in Fig. 4 .
In this study, two -converters of varying resolution have been considered. AD7705 is a 16-bit, two channel, -A/D converter from Analog Devices. It incorporates a charge balancing A/D converter, a calibration microcontroller with on chip RAM, a digital filter and a bi-directional serial communication port. It includes provision for different gain settings and operates from either V or V. The other converter considered is the ADS1210, a 24-bit, -A/D converter from Texas Instruments with a single V supply operation. It employs a second order modulator, a programmable gain amplifier, a third order digital filter and an internal V reference. Several advanced features such as calibration, gain setting and data rate control are implemented using an internal microcontroller. Table I summarizes the important features of the A/D converters considered.
III. TEST SET-UP AND PROCEDURE
Testing of A/D converters enables to ascertain the agreement of the important parameters of the converters with those specified by the manufacturers. For this purpose, it is necessary to have an appropriate and accurate measurement set-up. Some researchers have worked exclusively on the development of such measurement/experimental techniques and set-ups. Lee et al., [3] , [4] have suggested a concise technique for testing A/D converters to study their response under gamma radiation, hitherto infeasible due to the requirement of expensive and tedious set-ups, time constraints and the complexity of the set-up involved. The authors have recommended that static linearity tests during major code transitions, along with the measurement of dc parameters such as tri-state leakage current, reference voltage and power supply current are sufficient to characterize the radiation performance of A/D converters under radiation.
In this study, parameters such as output voltage levels, tri-state leakage current, power supply current and the reference voltage are determined using a high resolution Digital Volt Meter (DVM). Offset error is evaluated by measuring the value of the analog input voltage at the first code transition and its difference from LSB. The transfer curve is plotted by varying the input voltage only over the major code transitions through a voltage divider arrangement and observing the digital codes over these transitions. The difference between the expected value and the observed digital code provides the Integral Non Linearity (INL). Gain error is obtained by determining the slope of the transfer function of the A/D converter and comparing it with an ideal gain of unity. Tektronix TDS 1002 digital storage oscilloscope was used to observe the digital codes for the serial converters. A seven segment display was employed to observe the digital code for the IC7107.
Proper PCB layout techniques for each of the converters are followed as per the manufacturers data sheets to minimize the noise in the circuit. Analog and digital grounds for the circuit are run through single traces parallel to each other and connected at a single point to the system ground to reduce interference from the high frequency digital circuits into the low frequency analog circuits. Power supplies and reference sources are decoupled to reduce the errors introduced in the experiments due to the supply and reference voltage variations. The total measurement instrument inaccuracy was nearly % Full Scale (FS). This has caused introduction of a total error range of 0.00515% FS to 0.44% FS depending on the type of A/D converter. All the experiments are carried out at room temperature using Gamma Chamber 900, employing a Co-60 source, at a dose rate of rad/s. This dose rate will most likely compare with a noncatastrophic, non LOCA type leakage radiation from a nuclear power plant. A minimum of 5 samples have been irradiated for each type of A/D converter. All the samples were statically biased in line with the objective to study the radiation effects under actual (biased) conditions. At least one reading was taken every hour. The measurement interval was governed by the characterization time taken by a given A/D converter. 
IV. EXPERIMENTAL OBSERVATIONS
This section details the observations made during the experiments conducted on the selected A/D converters. Several plots have been obtained relating various parameters to the total radiation dose. The plots of the DC parameters (supply current, tri-state current and conversion time) have been normalized with respect to their maximum values specified in the manufacturer's data sheets. These are listed in Table II . The manufacturing details including the lot code are given in Table III . krad, when the output bits for all the samples got stuck at logic high. However, INL exceeding its specification limit is sufficient to assume the device failure. The supply current exceeded its specified limit of 15 mA after 26 krad of cumulative dose as shown in Fig. 7 . The conversion time showed a significant variation too, as shown in Fig. 8 . The converter, however, continued performing active conversions in accordance with the transfer curve even when the conversion time showed significant degradation. The tri-state current remained within the specified limit of 3 A as shown in Fig. 9 . The gain of the converter did not show any deterioration as shown in Fig. 10 .
2) ADC1061:
The offset error is found to be the most sensitive parameter, exceeding its maximum allowed value of 1 LSB after 5.2 krad of total dose as shown in Fig. 6 . The INL also degraded significantly as shown in Fig. 5 . The tri-state current exceeded its maximum specified value after 155 krad of irradiation as shown in Fig. 9 . All bits were locked at logic high at -krad of total dose value, indicating complete functional failure. The conversion time also showed considerable variation as shown in Fig. 8 . The INTERRUPT pin used to indicate the conversion time got latched at logic high making measurement of conversion time infeasible at a total dose of krad. For this converter, the power supply current remained within its maximum limit, until functional failure occurred. There was no significant degradation in the gain of the device as shown in Fig. 10 .
B. Successive Approximation Converters 1) TLC0831:
The INL is found to be the most sensitive parameter for this converter as it exceeded its specified value after krad of total dose itself. It increased drastically after 20 krad of irradiation. INL variations, as a function of total dose, are shown in Fig. 5 . The power supply current was also found to be susceptible to ionizing radiation, as it exceeded its maximum specified value of 1.25 mA after 15 krad of total dose. It increased upto 21 mA before the functional failure occurred as shown in Fig. 7 . Significant variations in the offset and the gain can be observed in Figs. 6 and 10 respectively. The offset error surpassed 1 LSB after krad of total dose value. The complete functional failure was observed at -krad of total cumulative dose with the serial output pin being latched to a permanent high state. Once again, if the INL goes out of specification by one or two bits, it is sufficient to assume device failure.
As seen in Fig. 9 , the tri-state current did not show any significant variation and remained within the limits of operation. No significant variation was observed in the conversion time either.
2) TLC1549: This architecture failed at krad of total dose. The INL of the converter appears to be the most sensitive parameter with huge code errors at functional failure after a cumulative dose of 20 krad. The power supply current, though radiation sensitive, remained within the specified limit at the time of functional failure. It exceeded its value after a cumulative dose of krad, as shown in Fig. 7 . The offset error and the tri-state current remained within the specified limits. The conversion time also did not show any significant variation.
C. Integrating Converters 1) IC7107:
This device is fabricated using CMOS technology for the switches part while the analog functions are implemented using bipolar technology. The offset error and the INL exceeded their specified limits after krad of total cumulative dose. However, the INL remained nearly constant until complete failure was observed. The supply current also showed significant degradation as a function of total cumulative dose. It reduced until it reached a near zero value as shown in Fig. 7 . Overall, the converter showed high tolerance to radiation, failing only at a cumulative dose of krad. The readings could not be recorded at the total dose of krad (and subsequently) because the converter was unable to provide sufficient drive current to turn on the digital display. The conversion time increased with the total dose for all the samples of this converter. The conversion time increased to ms from its pre-irradiation value of 376 ms as shown in Fig. 8 .
D. Sigma Delta Converters 1) AD7705:
For this device, the supply current exceeded its maximum specification value of 1.3 mA at krad of total cumulative dose, as shown in Fig. 7 . It showed significant degradation, reaching 10 mA at krad. Measurement of offset and linearity errors for this converter was difficult on account of the LSB value being V. The offset error exceeded its maximum value after krad of total cumulative dose. Its variation is as given in Fig. 6 . The INL error increased significantly before the device failure occurred at 16 krad, as shown in Fig. 5 . There was significant gain variation as shown in Fig. 10 . Complete functional failure for this 16-bit, -converter occurred at krad when the pin was locked at logic low. No further measurements could be made. No significant deterioration was observed in the conversion time.
2) ADS1210: The LSB of this converter is 0.5 V, which makes accurate measurements of INL and offset error tedious. Both these parameters showed significant increase after krad as shown in Figs. 5 and 11 , respectively. The power supply current also degraded significantly as shown in Fig. 7 , increasing upto mA ( Mrad total dose) The converter failed functionally at krad. The internal reference voltage exceeded its maximum value of 2.6 V at krad of cumulative dose as shown in Fig. 12 . Hence, an external precision reference voltage was used. The voltage has a value of V and is used to support higher analog input voltage ranges of operation (e.g., V). The voltage showed significant variation as a function of total dose as shown in Fig. 12 , exceeding its maximum value at krad. No deviation was observed in the A/D conversion time throughout the irradiation period.
The internal offset and full-scale calibration registers were found to be radiation sensitive as shown in Fig. 13 . Since the contents of both these registers are used to evaluate the final data word, significant errors ( codes at 40 krad of total cumulative dose) in the output digital code were observed, as reflected in curve (a) of 
V. DISCUSSION ON EXPERIMENTAL OBSERVATIONS
A detailed discussion on the parametric variation and functional failures, observed during the experiments (as detailed in Section IV), for different types of A/D converters is presented in this section.
A. Flash Converters
For both TLC0820 and ADC1061, the INL degraded up to 8% FS and nearly 50% FS respectively. The offset error also degraded significantly for both the devices and was among the first parameters to go out of specification upon irradiation. The INL of a flash converter is a function of the bias current and the square of the number of comparators [1] . The bias current degradation is essentially a function of the manufacturing technology of the input stage of the linear devices [17] , [18] . However, for half flash architectures linearity errors in the internal DAC are also crucial. Owing to the difference in manufacturing technology (LinCMOS versus CMOS), the number of comparators (16 in the 8-bit converter and 22 in the 10-bit converter) and the resolution of the internal DAC (4-bit versus 6-bit), the performance of these converters on linearity issues cannot be clearly established.
The offset errors showed that only the last two LSBs were affected. These errors can be attributed to an increase in the offset voltages of the two least significant comparators of the fine flash block and the summing amplifier. This increase can be attributed to the mismatch in the input differential stages of the linear circuits, which, in turn, is technology sensitive [17] , [18] . For both TLC0820 and ADC1061, the conversion time reduced on exposure to ionizing radiation with the former degrading by 33% and the latter by nearly 85% of the initial value indicating the susceptibility of the timing and control circuitry. Performance of the delay elements in these blocks is a function of the carriers' life time, which degrades when subjected to ionizing radiation. The tri-state current degraded significantly and crossed its threshold at a lower total dose value as compared to the supply current for the 10-bit flash converter while for the 8-bit converter it remained within specification limits. Oxide traps in the output transistors are the dominant cause of increase in tri-state current [2] , [3] . Deterioration in the power supply current, which is a measure of global degradation in the internal devices, and the functional failure threshold for both these converters indicates that LinCMOS based TLC0820 is more susceptible to radiation as compared to the CMOS based ADC1061. It is an interesting observation considering the fact that LinCMOS technology renders several desirable attributes such as better stability of offset voltage, high input impedance, low input bias currents along with good common mode rejection and better matching of work functions as compared to the metal-gate CMOS technology [19] .
B. Successive Approximation Converters
For both TLC0831 and TLC1549, the INL is found to be the most sensitive parameter with a maximum error of nearly 10%FS in each case. For the TLC0831, considerable degradation of INL occurs as the flip-flops and latches in the shift registers and the internal SAR block are radiation sensitive [16] . Also, the linearity performance of the internal ladder and decoder circuit is expected to degrade due to leakage currents in the semiconductor switches, when subjected to ionizing radiation.
The 'stuck' codes occurring in the transfer curve for the TLC1549 are due to the internal transistor switches getting latched to a high or a low state. Leakage currents in the transistor switches (typically NMOS transistors) due to the formation of oxide and interface traps in the gate oxide appear to be the predominant failure mechanism [20] , which can cause the weighted capacitors in the array to lose or gain charge generating code errors i.e., large INL.
The functional failure of TLC0831 occurred when the output pin got latched to a high state which was initially thought to be due to the failure of either the output tri-state buffer or control logic (the D-latch and the digital gates) driving the buffer. However, since the tri-state current remained within its specification limits, the former is ruled out. Thus, the radiation damage in the PMOS and NMOS transistors in the D-type latch and logic gates is the most likely reason for the failure. Though, the details of the 10-bit converter's circuit were not available, a similar functional failure pattern was observed. Hence, the inference can be extended to TLC1549 also.
The increase in power supply current in both TLC0831 and TLC1549 is due to the degradation in the internal MOS transistors due to oxide and interface trap formation which causes leakage currents. Both TLC549 and TLC0831 were clocked externally and it was observed that their A/D conversion times did not show any significant degradation.
C. Integrating Converters
The conversion time of integrating A/D converter increased appreciably by nearly 23% of its initial value as a result of an increase in the discharge time of the integrating capacitor during the de-integrate phase. It has been reported [6] that the reference capacitor, charged during the auto-zero phase, bleeds of the charge on account of leakage paths formed in the transistor switches due to radiation causing gain errors. The loss of charge in the reference capacitor causes the integrating capacitor to discharge with a lower current value thereby increasing the discharge time and hence the conversion time. As integrating A/D converters involve time quantization, this introduces significant nonlinearity in the transfer curve.
The offset and INL parameters for this converter achieved a nearly constant value of 0.25% FS and 1.5% FS even while the power supply current was decreasing sharply before the failure occurred. This observation can be attributed to the 'auto zero' function and the high radiation tolerance of the integrator. This means the auto zero phase remained functional throughout the irradiation which was in accordance with the experimental observation that the duration of this phase remained constant. This can be justified because this phase involves only offset compensation of the integrator and comparator through an auto-zero capacitor for a fixed time period. The desirable performance of the integrator is due to the high value of the open loop gain, which inspite of probable degradation remained high enough to enable the feedback circuitry to implement the integrator function satisfactorily during irradiation.
The power supply current reduced to near zero value. This may be attributed to the current gain degradation of the bipolar transistors used in this converter. One reason could be radiation damage in the current mirror used in this device [21] .
D. Sigma-Delta Converters
The power supply current degraded for both ADS1210 and AD7705 by a factor of approximately 2 and 9 of the original value. This indicates that there is considerable radiation induced damage in the gate and field oxides of internal transistors which make up the analog and digital sections.
Considering the high precision and stable voltage references required for high resolution A/D converters, band gap reference technique should be the natural choice for the 24-bit converter [15] , [22] . However, the experiments show that this reference voltage degrades by 20% on account of the gain degradation in the PNP and NPN transistors [15] , [22] . Therefore, an external reference voltage is recommended. It is interesting to note that no internal reference is provided with the 16-bit, AD7705 converter.
The radiation tolerance of the 24-bit converter, ADS1210, was stretched beyond the initial failure level after careful adjustment of the offset and calibration registers. However, inspite of this adjustment, the linearity of the converter was found to deteriorate implying significant degradation in the analog front part as a function of total dose. The AD7705 converter also includes the offset and calibration registers and similar improvements can be expected with them as well.
The linearity over the range of the input voltage in these converters strongly depends mainly on the linearity of the internal D/A converters because the nonlinearity of the internal 1-bit A/D converter is compensated by the high gain in the feedback loop [23] . Huge code errors exhibited by both the converters, suggest degradation in the linearity of the internal D/A converters.
A considerable radiation tolerance was observed in the clocking circuitry for both these converters. This can be attributed to the use of an external crystal oscillator to generate a stable clock for the operation of these converters. Similar, high radiation tolerance was observed in the serial interface of these converters. On the other hand, considerable deterioration (about 30%) was observed in the V bias voltage of the 24-bit converters.
VI. CONCLUSION
A comprehensive experimental study of the radiation response of four different types of A/D converters has been presented. Several devices, with in each category, were tested. The observations and the inferences about the performance and failure mechanisms have also been presented. Though only CMOS converters were selected for this study, it must be emphasized that each CMOS foundry has unique properties with respect to radiation, that varies with the technology node and process details.
A summary of the important conclusions and observations is as follows: 1) For the half flash converters, the ionizing radiation response is a function of the device technology and the number of comparators employed and the resolution of the internal DACs. However, these converters performed worse than others presented here as they suffered from functional failure at relatively lower cumulative dose. The linearity parameters, the tri-state current and the conversion time exhibited significant deterioration. 2) LinCMOS technology, used for improving the analog characteristics of the A/D converters, was found to be more radiation susceptible as compared to the CMOS technology.
3) The radiation behavior of the SAADC depends on the way the DAC logic is implemented. From the devices tested, those employing SAR architecture performed better as compared to those using charge redistribution techniques. The overall radiation performance was average with higher tolerance observed in the dc parameters (tri-state current, conversion time) as well as linearity issues (offset error, INL) as compared to the FADC. Their functional failure threshold was also found to be lower than that of either IADC or -ADC. 4) The integrating converter is highly radiation tolerant. Applications, where conversion speed is not a major issue, can use these converters for higher reliability and accuracy. 5) The failure threshold of the irradiated converters, with calibration features (e.g., ADS1210, AD7705), can be extended. 6) The conversion time also showed a marked variation with devices clocked externally giving a better performance than those clocked internally. 7) The dc parameters degraded significantly for all the converters with no apparent consistency being observed in their behavior. Devices of the sigma delta type have excellent conversion time and functional failure resistance at the expense of increased offset error and INL degradation with increasing TID exposure compared to other types of converters considered. The presence of error calibration circuitry improved the radiation tolerance of these devices as compared to the SAADC and FADC. Similarly, higher radiation tolerance was achieved due to the auto zero function in case of IADCs.
Only the normalized plots of the various parameters have been included in this paper to conserve space. The absolute value plots, however, are available on the website: http://www.geocities.com/adc_paper_data.
